

```
module D_latch (Q, D, enable);  
  output Q;  
  input  D, enable;  
  reg    Q;  
  always @ (enable, D)  
    if (enable) Q <= D;    // Same as: if (enable == 1)  
endmodule  
  
// Alternative syntax (Verilog 2001, 2005)  
module D_latch (output reg Q, input enable, D);  
  always @ (enable, D)  
    if (enable) Q <= D;    // No action if enable not asserted  
endmodule
```

---